Kirk Weedman

10049 S Township Rd, Canby OR 97013, USA Cell Phone: 971-338-1418 E-mail: kirk@hdlexpress.com Call sign: KD7IRS

- Design Engineer with a proven track record to define and develop digital systems as well as creation of • specifications and documentation.
- 25+ vrs experience designing Verilog RTL, behavioral models for functional simulation, synthesis, place & • route, functional testing, CDC, RDC, FPV, FEV, ABV, and debugging.
- Ability to work entirely alone, or with others, or as a HW lead. ٠

EXPERIENCE:

HDL Express: RISC-V CPU micro-architect design Nov 2019 – present

An SV parameterized 5 stage pipelined RISC-V design. Functional Assertion Based Verification with Formal Property Verification (Mentor Graphics Questa Verify Formal tools) and Assertion Based Verification

The Caldera Development Group

Vivado FPGA design work involving AXI, PCIe and DDR4 in XCVU9P FPGA

HDL Express: RISC-V CPU micro-architect design July 2018 - Aug 2019

System Verilog, Modelsim, Vivado, AXI IP using SmartConnect, Interconnect, new OoOE CPU bringup.

Physio-Control/Stryker:

• Improved/fixed an existing FPGA design by removing Clock Domain Crossings, Reset Domain Crossings and Re-convergence issues. Experience with Mentor Graphics Questa CDC/qverify.

HDL Express: CPU micro-architect design

- Invented new algorithm (TIP Algorithm) for dynamic instruction scheduling (not Tomasulo or Scoreboarding type methods). Concurrently designing a new Out of Order CPU micro-architecture based upon the new algorithm and using the RISC-V, RV-32IM ISA. Started guiding several interns from various universities to help part time on this new design starting in Aug. 2017
- Verilog/System Verilog RTL design of a new Out of Order CPU based on the RISC-V RV32IM ISA and implementing it using the new invented method.

InnovAsic:

Created FPGA logic to demonstrate the ability of doing SIMON encryption/decryption of Ethernet packet data. •

HDL Express:

- Learning to use Xilinx Platform Studio to integrate Xilinx peripherals with a MicroBlaze CPU as well as setting up the SDK.
- Designing a new pipelined custom 16 bit cpu.

Ossia: Redmond. WA

Design, simulation, test bench creation & verification, debugging, etc. of two different Xilinx Spartan 6 FPGAs. Design included I2C, SPI, and a custom serial comm. over M-LVDS with up to 32 drops with bi-dir comm. between the FPGAs as well as many other types of custom state machines, logic & IP for the FPGAs. For one of the FPGAs I designed a custom 16 bit Harvard type arch. CPU/Microcontroller with one of the FPGAs running 32 instances of it. Also designed/wrote an assembler for the CPU (with high level extensions such as nested IF/ELSE, WHILE) using Flex/Bison. Used ModelSim 10.1c, Xilinx ISE 14.7, Flex & Bison, C low level interface (to FPGA) programming, as well as using the custom assembler I created to design the code used on the custom CPU in the FPGA. Also briefly used Microsemi FPGA tools and Xojo devel.

Western Digital: Longmont, CO

Helped bring up a new Cadence Rapid Prototyping Platform for hardware based simulation/acceleration.

Microsoft: Redmond, WA

July 2010 - Aug 12, 2011

April & May, 2012

Oct 2014 - March 2015

March/April 2015

Oct. 2012 – Oct 2014

Aug 2019 - Oct 2019

Nov 2017 – July 2018

June 2015 - Nov 2017

See <u>www.surface.com</u> Verilog FPGA design/RTL, debugging and test. Design included on screen display graphics overlay as well as temporal and ambient correction of the "pixel sense", I2C, SPI, and custom interfaces. Debugging and test included many changes/fixes to all areas of code. This design was for a Xilinx Spartan 6. Tools: Xilinx ISE 13.1, Blue Pearl Verilog analysis tools, Chipscope, Microsoft Source Depot Browser, and QuestaSim.

OPENHPSDR.ORG

Nov 2008 – April 2010

Jan 2003 - Feb 2008

March 2001 – Dec 2002

- Verilog RTL & Behavior design, synthesis, simulation, timing analysis/closure, place & route, functional verification and debugging for a software defined radio (0 61 MHz)
- Altera Quartus 8.0/8.1/9.0, ModelSimSE 6.4, Tortoise SVN version control for code backup. etc.
- I/Q data generation using a cordic algorithm and N stage Decimating CIC filters in Verilog RTL
- Verilog RTL I2S data transfers design, multiple clock domains. FIFO IP integration for data transfers between domains. Also teaching a Verilog course. See verilog.openhpsdr.org to download my class videos, etc..

Teseda Portland, Oregon.

Title: Senior Hardware Design Engineer

FPGA Design: Responsible for all large FPGA designs from architect, design, simulation, etc.. to production

- Verilog RTL & Behavioral design, synthesis, timing analysis/closure, place & route, functional verification and debugging for a new DFT Tester
- Multiple clock domain designs without metastability & CDC (clock domain crossing) issues
- DDR2 (216 bit wide) IP integration with a memory interface at 200Mhz
- 400Mhz I/O using DDR flops
- Virtex 2, 4, & 5 design/debugging experience Xilinx XC2V200 & XC5VLX110 FPGA designs in Verilog RTL code.
- ModelSimSE 6.1, Xilinx ISE versions 6 10.1 & Chipscope experience
- FPGA DLL based designs

Contract Engineering work.

Title: Contract Design Engineer

- Taught Verilog language classes to Nortel engineers in Ottawa Canada.
- Verilog RTL & Behavioral design for Teseda (a new startup company) see above.

Xerox/Tektronix Inc., Wilsonville, Oregon. April 1992 - March 2001

Title: Senior Hardware/Software Design Engineer

FPGA Design:

- RTL & Behavioral Verilog for FPGA & ASIC designs.
- Verilog Functional Simulation/Verification of designs.
- Post-layout (back-annotated) Verilog simulation & timing analysis/closure
- PCB design to support FPGA or ASIC development.
- Conversion of FPGAs to ASICs.
- Detailed Register Level documentation of FPGAs or ASICs

Hardware Design:

- Board-level design and electrical specifications.
- Design of RISC based microprocessor controllers
- Cadence tools for design entry under Sun UNIX OS.
- Design, validation and test of printed circuit boards.

• Coordinated engineers in design projects.

Firmware Design

• Low level software drivers, 8 bit embedded firmware & low level drivers

EMC:

• EMC testing and certification for CISPR22 and FCC B. PCB design for EMC compliance.

Various tools used: Cadence Verilog XL, Cadence Concept, Synopsis, Synplicity, Altera MaxplusII, Xilinx, Atmel AVR, various Microprocessors, etc.

Mannesmann Tally, Kent WA

Hardware Logic/State Machine Design – PALS and in RTL for ASIC.

• RTL Synthesis, Simulation, Test and Verification of part of an ASIC. Design of Microprocessor based Printer Controller.

Telex Computer Products Tulsa, OK

• Token Ring Support Software – C and 80x86 assembly. Taught C Programming Class at Tulsa Junior College.

Flight Safety International Tulsa, OK

• Wrote Simulation S/W for an aircraft simulator using C & 68000 Assembly Language, Design, Modeling and Simulation SW (C & 68K assembly) for a Radar Simulator. Designed a 68000 based personal computer including BIOS and I/O drivers for CPM 68K OS.

Teltronics Lakeland, FL

• Designed a tone-to-pulse converter for use in telephone central office. Analog audio filter designs – passive & active designs

References: available on request

Additional Information:

 Job title: Engineering - Hardware / Software Years of experience: 34+ Education Level: BSEE – Walla Walla University 1983 Relocation: as needed at no cost Citizenship: United States 5/84 - 1/87

1/87 - 12/87

1/88 - 4/92Co-design of an ASIC.

2/83 - 5/84